Sr. Silicon Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING

We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world’s most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. 

AMD together we advance_

SENIOR SILICON DESIGN ENGINEER 

THE ROLE: 

AMD is looking for an experienced Analog Mixed Signal engineer to take on the technical challenges within the I/O and PHY Technology Group. This group delivers critical Mixed Signal IP such as highly configurable high-speed memory I/Os/PHYs and Chiplet Interconnect IP (e.g. UCIE) to various Business Units/SoCs within AMD.

The ideal candidate will get to work with circuit and FE architects to accurately model the analog digital interface boundary of high speed mixed signal IPs to accomplish timing integrity goals.

KEY RESPONSIBILITIES: 

• Analyze timing constraints for complicated static timing analysis (STA) paths including multistage generated clocks, ZCPs in a variety of mixed signal circuits.
  

• Use the appropriate margining methodology for data, clock and async timing paths to improve timing robustness and reliability.
• Identify noise sources in timing models and feedback to CKT and LAY for appropriate design fixes.
• Adopt leading industry STA and Timing Char tools to drive timing convergence in mixed signal IP development.
• Use scripting skills to meet efficiency and quality goals across all timing workflows.
• Derive best design guidelines for optimal signaling performance that result in minimal skews and insertion delays for various types of data interfaces and clock propagation.
• Prepare, analyze and report on data integrity and consistency within the macro timing model using spice correlation and data analytics. 

PREFERRED EXPERIENCE: 

• 6+yrs experience in high-speed 10+Gbps serial and/or parallel analog PHY/IO designs.
• Experience in FinFet advanced CMOS process nodes with a solid understanding of transistor device performance and fundamentals.
• Timing closure and Timing char using PrimeTime and NanoTime STA tools is a must. 
• Proficiency in using spice based extraction and simulation tools. 
• Very good understanding of SOC and Custom flows including physical design and IR drop.

• Strong communication skills with ability to comprehend and present technical ideas & reports across different teams and geographies.
• Strong analytical and problem-solving skills including the ability to root cause and debug in a fast-paced environment.
• Possess sound fundamentals and knowledge of analog mixed signal circuits timing collaterals and constraints.

ACADEMIC CREDENTIALS: 

• Bachelors or Masters degree in computer engineering/Electrical Engineering 
  

#LI-PK2

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

Benefits offered are described:  AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.

SENIOR SILICON DESIGN ENGINEER 

THE ROLE: 

AMD is looking for an experienced Analog Mixed Signal engineer to take on the technical challenges within the I/O and PHY Technology Group. This group delivers critical Mixed Signal IP such as highly configurable high-speed memory I/Os/PHYs and Chiplet Interconnect IP (e.g. UCIE) to various Business Units/SoCs within AMD.

The ideal candidate will get to work with circuit and FE architects to accurately model the analog digital interface boundary of high speed mixed signal IPs to accomplish timing integrity goals.

KEY RESPONSIBILITIES: 

• Analyze timing constraints for complicated static timing analysis (STA) paths including multistage generated clocks, ZCPs in a variety of mixed signal circuits.
  

• Use the appropriate margining methodology for data, clock and async timing paths to improve timing robustness and reliability.
• Identify noise sources in timing models and feedback to CKT and LAY for appropriate design fixes.
• Adopt leading industry STA and Timing Char tools to drive timing convergence in mixed signal IP development.
• Use scripting skills to meet efficiency and quality goals across all timing workflows.
• Derive best design guidelines for optimal signaling performance that result in minimal skews and insertion delays for various types of data interfaces and clock propagation.
• Prepare, analyze and report on data integrity and consistency within the macro timing model using spice correlation and data analytics. 

PREFERRED EXPERIENCE: 

• 6+yrs experience in high-speed 10+Gbps serial and/or parallel analog PHY/IO designs.
• Experience in FinFet advanced CMOS process nodes with a solid understanding of transistor device performance and fundamentals.
• Timing closure and Timing char using PrimeTime and NanoTime STA tools is a must. 
• Proficiency in using spice based extraction and simulation tools. 
• Very good understanding of SOC and Custom flows including physical design and IR drop.

• Strong communication skills with ability to comprehend and present technical ideas & reports across different teams and geographies.
• Strong analytical and problem-solving skills including the ability to root cause and debug in a fast-paced environment.
• Possess sound fundamentals and knowledge of analog mixed signal circuits timing collaterals and constraints.

ACADEMIC CREDENTIALS: 

• Bachelors or Masters degree in computer engineering/Electrical Engineering 
  

#LI-PK2